Abstract -Predictions on limits of silicon in power devices have failed spectacularly in the past, but in spite of that, the theory that generated them is still used today and adapted for wide bandgap materials to justify their superior standing against silicon. The superjunction (SJ) MOSFET was the first device to break by more than one order of magnitude the so-called "limit of silicon" above 600 V. The current theory of SJ seems, however, to define a new technology-based limit rather than a material-based only limit. This implies that by scaling down the dimensions, in particular the cell pitch, the on-state resistances can continually decrease by several orders of magnitude, without a boundary. This paper shows that the downscaling of the cell dimensions cannot happen indefinitely and there is a material-dependent intrinsic limit for any power device, which no longer is limited by the geometry or the technology available. Using an analytical approach, and backed up by advanced numerical simulations, we show that the minimum cell pitch is 0.18 µm for silicon and 0.05 µm for 4H silicon carbide, and further reduction in the cell pitch would result in an increase in the specific resistance. Finally, a new figure of merit for an SJ MOSFET based on a rigorous 2-D analysis is defined.
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I. INTRODUCTION
F ROM the 1980s, the power MOSFET has been dominating a major part of the power industry for high-frequency and high-voltage applications. In particular, the power MOS-FET with a vertical drift region can sustain high voltages in the OFF-state with a moderately low ON-state resistance. Baliga [1] , [2] has shown that the specific ON-state resistance of the power MOSFET (R sp.standard ) increases with the square of breakdown voltage, V B , and is inversely proportional to the cube of the critical field. The specific ON-state resistance can be expressed as where μ n , ε s , and E C are the electron mobility, the permittivity of a semiconductor material, and the critical electric field, respectively. The relationship was derived using a 1-D Poisson theory, and for many years, when applied to silicon, the relationship was known as "the limit of silicon." Although the theory was correct for a MOSFET design, it was wrong to infer that it could define a limit of a material. The introduction of the superjunction (SJ) in the late 1990s has shown that adopting a different design based on a 2-D geometry with compensating n-/p-pillars in the drift region, the specific ON-state resistance can be cut by more than order of magnitude [3] - [7] . The CoolMOS concept was released in 1998 [7] with the catching title "of breaking the limit of silicon." An early theoretical study of the SJ, widely adopted today, concept was introduced by Fujihira [3] with the specific ON-state resistance given as
where d is a cell pitch of an SJ device. The main advantage of the use of an SJ structure within the drift region is that the specific ON-state resistance is linearly proportional to the breakdown voltage. At the same time, the SJ has a potential for further reduction of R sp by scaling down the cell pitch, d. Nevertheless, Fujihira's approach does not consider the parasitic junction field-effect transistor (JFET) effect, and, as a result, by decreasing the cell pitch, the specific resistance in Fujihira's model can be reduced indefinitely without any limitation. This infers that there is no "boundary" associated with a material in particular, and the minimum achievable ON-state resistance is dictated by the technological capability. As first demonstrated by Disney et al. [8] , a parasitic JFET effect exists in the SJ structure which significantly narrows the conduction width of the ON-state current, and thus leads to an increase in the specific ON-state resistance. This parasitic JFET effect is prominent at higher drain voltages, but even at zero bias, a depletion region exists, given by the intrinsic potential associated with the junction between n-/p-pillars. In Fig. 1(a) , the effective conduction path is given by (d − W bi )/2, within the drift region, where W bi is the depletion region created by the built-in voltage, ψ bi . The goal of this research is to find a "true limit" and a "true figure of merit (FOM)" for an SJ MOSFET, and to understand what parameters of the material contribute to the ultimate limit of the SJ. For this, a new approach for an SJ MOSFET is developed to take into account the parasitic JFET of the SJ. The specific ON-state resistance is defined as the inverse of the slope in the current-voltage output characteristics at zero bias. As per previous studies, the contributions of the channel and substrate resistances are neglected. Under the consideration of zero bias depletion width in the SJ, the minimum resistance is calculated and a new FOM for the SJ MOSFET is established. This is exemplified for silicon and 4H silicon carbide (SiC) devices. As shown in Fig. 1(b) , assuming the p-type gate is grounded, the SJ structure can be regarded as a grounded gate JFET. The gate of the JFET is connected to the source [see Fig. 1(c) ], and the channel of the JFET is normally open. The depletion of the JFET (SJ) is determined by two factors: 1) the built-in potential between the p-type gate (p-pillar) and the n-drift (n-pillar) and 2) the voltage applied to the drain.
II. JFET MODEL OF SUPERJUNCTION MOSFET
It should be noted that as shown in Fig. 1(a) , the p-pillar and the n-pillar have the same width, d/2, and the same dopant concentration, N D (for charge balance). When the p-pillar is in the grounded state, the required voltage to fully deplete both n-pillar and p-pillar can be defined by solving 1-D Poisson equation
By applying a drain bias, V DS , on the drain, the depletion width, W Ds and W Dd , can be expressed as the following simple depletion equations [9] :
where q and ψ bi are unit charge and built-in potential between the p-pillar and the n-pillar, respectively. By using the total sheet charge, Q n (x), in the n-pillar
the drain current can be expressed as
where x, Z , W D , and v(x) are the lateral dimension from source to drain, the depth of pillar into this paper (the third dimension), a depletion width at a specific bias, and the velocity of the majority carrier. By integrating the current in (7) from left (0) to right (L) end, the drain current yields
where L is the length of the SJ pillar as shown in Fig. 1 . Since the differential form of the depletion width with respect to the applied voltage, V , has the following relationship:
By inserting (9), and v(x) = μ n dV/dx into (8), the drain current with respect to the applied drain bias, V DS , leads to the following result:
whereU (V DS ) in the second term of (11) is
U (V DS ) in (11) is a V DS -dependent JFET function describing the parasitic JFET (or depletion) due to the built-in potential and applied drain bias. By dividing the drain voltage, V DS , by the drain current in (9) and multiplying the cell area, dZ, the equation for specific resistance is obtained as
When V DS approaches to zero, R sp has a minimum value because the V DS -dependent JFET expansion can be ignored.
By applying the well-known L'Hospital's rule [10] to the second term of (13), V DS /U (V DS ) can be written as
Inserting the pinch-off potential of the pillar in (3) into the first term of (13), and (14) into the second term of (13) , R sp at V DS = 0 V finally leads to
The first term of (15) is an ideal specific resistance of an SJ structure with a conductance of qμ n N D , and the second term is the JFET function when V DS = 0 V. In other words, cell pitch, d, and zero bias depletion width, W bi , are proportional to square root of ψ p and ψ bi and, therefore, (15) can also be described in terms of the dimensional terms, d, and W bi
Intuitively, (16) can be proved with a simple observation. As shown in Fig. 1 , the real resistance should be multiplied by the ratio of ideal conduction width, d/2, and the effective conduction width, (d − W bi )/2. This means that the JFET approach is quite reasonable when describing the ON-state R sp of an SJ MOSFET. Equation (16) gives us an insight that the R sp will not be decreased without limit by scaling down the cell pitch, d, because the built-in depletion width, W bi , in the denominator will have a value comparable with, d. Furthermore, by replacing the first term in (16) with Fujihira's ideal model in (2), (15) can be transformed to the following equation:
It should be noted that, as shown by Fujihira, the breakdown voltage, V B , has a relationship, V B = E C L/2.
III. COMPARISON OF ANALYTICAL MODEL WITH SIMULATION
In (16), the doping concentration, N D , which gives an optimum tradeoff between R sp and V B has been identified by Fujihira [3] , is given by the following relationship:
According to Baliga [2] , the critical field, E C , has a mild dependence on the doping concentration, N D , as follows for Si:
and for 4H-SiC
By inserting (19-1) and (19-2) into (18), the doping concentration can be expressed as a function of cell pitch, d, for Si and for 4H-SiC
The optimum concentration of 4H-SiC is around nine times higher than that of silicon, and, as the cell pitch, d, is decreased, the concentration becomes higher. Once an optimum concentration is given, the N D -dependent mobility, μ n , can be defined at each cell pitch using previously measured data [11] , [12] obtained [see Fig. 2(blue line)] . Additionally, both the pinch-off potential, ψ p , and built-in potential, ψ bi , at a given cell pitch can be determined using the values of optimum concentration given by (20) . previous ideal model given by (2) , further decrease of the cell pitch leads to a rapid increase of R sp owing to the significantly increased JFET width. It should be noted that the length of the pillar, L, is not a function of the cell pitch, d, i.e., L does not contribute to the optimum cell pitch point of R sp .
For a practical ON-state operation, with increasing the drain voltage, the R sp increases because the JFET region in the SJ expands and thus narrowing the conduction path (n-pillar) [8] . At the same time, the electron mobility decreases (electron velocity increases) and, therefore, a V DS -dependent mobility model should be employed. Referring to (13) , an empirical model for electron mobility μ n (V DS , N D ) can be expressed by following equation:
where μ n0 is an impurity concentration-dependent mobility when V DS = 0, and μ n0 can be referred from Baliga's study [2] μ n0 (Si) = Inserting the V DS -dependent mobility model given by (21-1) into (13), R sp with respect to V DS can be plotted in Fig. 4 . It should be noted that the mobility model in (21-1) assumes an average of the electron mobility throughout the entire npillar. In reality, when a value of the drain bias is applied during ON-state, the lower part of the pillar sustains a higher portion of the applied voltage than the upper part of the pillar, because the JFET width of the lower part is wider than that of the upper part. Therefore, the value of the mobility of the lower part of the pillar should be lower than that of the upper part of the pillar. This effect is, however, taken into account by using a simplified model with an average value of the mobility. As shown in Fig. 4 , the analytical model showed almost the same trend as the simulation data. As the applied drain bias increases, the value of R sp increases for the entire cell pitch owing to the expanded JFET width in the n-pillar. Additionally, as expected, the minimum cell pitch is shifted toward a higher cell pitch: for Si, 0.18 μm (0 V), 0.22 μm (0.5 V), and 0.34 μm (2.0 V) and for SiC, 0.05 μm (0 V), 0.06 μm (0.5 V), and 0.37 μm (2.0 V). These results mean that there is a minimum condition when an SJ's R sp starts to increase again. This discussion will be presented in Section IV. By utilizing the R sp model, and the mobility model given by (13) and (21), practical R sp and current density can be obtained at a given drain bias.
IV. TRUE FIGURE OF MERIT FOR SUPERJUNCTION
The last step of this research is finding a new FOM that can describe the minimum R sp as found in Fig. 3 . In (15) , except for q and L, all of the parameters can be expressed as a function of cell pitch, d. Especially, below 1 μm, as shown in Fig. 2 , the electron mobility, μ n , is approximately dependent on a square root of d: for Si
and for SiC
Pinch-off potential, ψ p , can also be expressed in terms of d, by combining (3) with (20-1) for Si
and by combining (3) with (20-2) for SiC
By inserting the optimum concentration, N D , given by (20) , the electron mobility, μ n , (22) and the pinch-off potential, ψ p , (23) into (15), R sp can be expressed as a function of d
It should be noted that, since the minimum R sp is presented at high impurity concentration, the built-in potential, ψ bi , can be assumed to be near the potential of the semiconductor's bandgap, E g /q, where E g is the energy bandgap of a material. When the differential form, ∂ (d)/∂d, in (24) is equal to zero, (d) has a minimum value and the condition of this is as follows:
where W bi is a built-in depletion width of an SJ or the width of the parasitic JFET as shown in Fig. 1(a) . When the width of parasitic JFET, W bi , occupies 60% of the cell pitch, d, the SJ MOSFET reaches a minimum R sp and further expansion of the JFET rather increases R sp . Additionally, inserting the pinchoff potential relationship in (3), the optimum concentration relationship in (18) into (25), and assuming ψ bi = E g /q, the optimum cell pitch, can be expressed by the material parameters
This relationship indicates the optimum cell pitch, d OP , moves to a relatively lower value when the used material has a relatively higher bandgap. In a more quantitative perspective, according to Hudgins's study [13] , a semiconductors' critical electric field with an indirect bandgap showed the relationship, E C ∝ E 2.0 g and, therefore, the optimum cell pitch should be shifted at least by the reciprocal amount of the bandgap
By inserting the minimum JFET condition in (25) and the optimum cell pitch in (26) into (17), a new specific resistance for an SJ MOSFET is defined
As with the original ideal model given in (2), the real R sp is linearly proportional to V B . However, owing to the zero bias depletion in the SJ, the unconfined dimensional factor, d, is replaced by E g /qE C . As a result, the ON-state resistance is proportional to V B E g /μ n ε s E 3 C rather than V B d/μ n ε s E 2 C . Additionally, by applying Hudgins's relationship [13] , E C ∝ E 2.0 g , it can be found that the R sp of the SJ MOSFET is inversely proportional to
or is inversely proportional to E 2.5
The value of R sp with respect to a given V B is calculated by substituting the optimum values for each parameter in (28). For Si
where E g = 1.12 (eV) [13] , μ n = 592 (cm 2 /Vs), E C = 5.86 × 10 5 (V/cm), and ε Si = 1.03 × 10 −12 (F/cm) [12] . For example, a commercial silicon power MOSFET with 600 V rating never falls below 0.3 m cm 2 . In the case of 4H-SiC
where E g = 3.25 (eV) [13] , μ n = 130 (cm 2 /Vs), E C = 7.54 × 10 6 (V/cm), and ε SiC = 8.55 × 10 −13 (F/cm) [12] . Equation (31) is shown in Fig. 5 with Fujihira's ideal R sp [3] . Based on the above-mentioned values, an SiC power device can have around 130 times lower R sp than an Si device at the optimum conditions. However, one should point out that technological limitations may limit the ultimate reduction in the SiC ON-state resistance as the pillars require very heavy doping, N D = 7.47×10 18 cm −3 and the minimum pillar width is only 50 nm. We have also made the assumptions that no quantum effects apply, and this is justified by the relatively large dimensions considered (quantum effects are more prominent at sub-10-nm levels). Table I shows the "ideal" ON-state resistances as derived by Baliga [1] , [2] , Fujihira [3] , and in this paper. This is applied to both silicon and SiC. Baliga's ideal ON-state resistance [2] , based on a standard MOSFET, is only material dependent and results in a correct estimation for a standard power MOSFET but cannot be applied to SJs, and therefore, cannot result in a meaningful "limit of silicon." Fujihira's ON-state resistance applied to SJs is more realistic as an ideal limit for a given material, but it is important to state that it does not take into account the JFET effect and moreover, it cannot be applied to very narrow geometries, as for such geometries the effect of the built-in voltage (or the applied ON-state voltage) cannot be neglected. Furthermore, Fujihira's ON-state resistance is not only material dependent but also geometry dependent (cell pitch) [3] . The ON-state resistance calculated by Fujihira can be used only at relatively large cell pitches (e.g., greater than 0.9 μm for silicon and greater than 0.25 μm for SiC). In this paper, we demonstrate that the ultimate (for the ideal) minimum ON-state resistance is not geometry (or technology) dependent but only material dependent. The study takes into account the JFET effect created by the built-in potential between the SJ pillars and it shows that there is a minimum cell pitch beyond which the ON-state resistance can no longer be decreased. The minimum cell pitch depends on the material and is inversely proportional to the bandgap. The study has also been extended to take into account the increase in the ON-state voltage (the drain-source voltage) on the JFET effect and consequently on the specific ON-state resistance.
It should be, however, pointed out that today the ON-state resistance is still limited by the available technology and SJs with submicrometer cell pitches are yet to be manufactured. For example, the lowest reported ON-state resistance for a 650-V silicon SJ device is 7.8 mcm 2 [14] . This was achieved with a cell pitch of approximately d = 1.5 μm. The latest commercial CoolMOS, C7, device has a 10 mcm 2 [6] , [15] . Table II It is also worthwhile noting that in order to improve the performance of a classical power MOSFET, field plates (FPs) have been used in the drift region of a power MOSFET [16] - [18] . Saito [18] compared an SJ with an FP MOSFET and found that the theoretical limits for both SJ and FP are the same. It is worth to note that an FP design is advantageous for a low-voltage application (100-200 V), while the SJ design is more suitable for higher voltage when considering a combination of ease of manufacturing and energy efficiency. Although the analysis in this paper is based on a flat vertical electric field and a charge balance in the pillars, Saito's paper [19] assumed a vertically bended electric field and a charge imbalance condition. In particular, when there is a gradual charge imbalance from the bottom to the top of the pillars, the vertical electric field of the SJ has an arch profile. Maximum electric field (breakdown) occurs in the middle of the pillars for a charge balance case. Saito [19] analyzed the decrease in the breakdown for the amount of the bending of the vertical electric field and suggested an optimum condition for an SJ design. A simple model for the effect of the charge imbalance on the breakdown voltage was provided in a previous publication using a charge superposition principle, but the research did not deal with the minimum ON-state resistance or defining FOMs [20] .
V. CONCLUSION
A new method for determining the specific ON-state resistance of an SJ MOSFET which accounts for the parasitic JFET was introduced. The analytical theory developed here is backed up by extensive numerical simulations. The study generates a new "ideal" minimum ON-state resistance function of the breakdown voltage. This can be applied to different materials for unipolar power devices such as silicon or SiC. We have proven that there is a minimum cell pitch in SJs below which the ON-state resistance can no longer decrease. This is in contrast with the widely used theory of SJ proposed by Fujihira. The minimum cell pitch is shown to be 0.18 μm for Si and 0.05 μm for 4H-SiC. For example, when applied to a 600-V breakdown voltage, these give a minimum possible specific ON-state resistance of the drift region of 0.30 mcm 2 for Si and 2.28 μcm 2 for SiC. Furthermore, a new FOM for unipolar devices was defined and applied to different materials. This new FOM that takes into account an SJ design and the effect of the built-in potential shows a dependence with the electric field to the power of 2.5 (or bandgap to the power of 5), which is placed between the more traditional BFOM and that derived by Fujihira for SJs (FFOM).
